Driving UVM Quality: Join Our Next UVMLint Meetup in Newbury - Jul 18, 2025

Following the positive reception and thoughtful engagement at our recent technical meetups in Reading and Cambridge, AsFigo is pleased to invite you to our next UVMLint Technical Meetup, taking place in Newbury — a region with a strong footprint in semiconductor design and verification.

This free, hybrid event offers a focused technical forum for engineers seeking to enhance the quality and maintainability of their UVM environments through structured linting, metrics analysis, and practical methodology insights.

📍 Event Details

  • Date: Friday, 18th July 2025
  • Time: 14:00 – 16:00 BST
  • Venue: Oxford House, 12–20 Oxford Street, Newbury, Berkshire, RG14 1JB
  • Meeting Room: Donnington
  • Register at: https://forms.gle/VCiVEiKgzKJgPiAD8 
  • Remote Access: Via Microsoft Teams (details provided upon registration)

🔬 What We’ll Cover

  • ✔️ An overview of UVMLint rule sets, informed by widely-used UVM codebases
  • 📈 A look into UVMLint Analytics, offering insights beyond conventional code linting
  • 📊 A discussion on code quality metrics — including Halstead complexity, McCabe cyclomatic complexity, and how they relate to long-term maintainability
  • 🤝 A live Q&A and knowledge-sharing session with industry peers

👨‍💻 Who Should Attend

This session is particularly relevant for:

  • Verification engineers working with UVM-based environments
  • DV methodology specialists and toolchain developers
  • Anyone focused on improving code robustness, readability, and maintainability in SystemVerilog

🎟 Registration (Free of Charge)

Attendance is free, but registration is essential for both in-person and online participation.

🪑 Please note: In-person spaces are limited — we recommend registering early if you plan to attend on-site.

👉 Registration link: https://forms.gle/VCiVEiKgzKJgPiAD8 

Whether you’re based nearby or joining remotely, we look forward to welcoming you for what promises to be a technically rich and engaging afternoon. If UVM quality, static analysis, and measurable code improvements are on your radar — this meetup is well worth your time.

Comments

Post a Comment

Popular posts from this blog

Join Us in Cambridge - Advancing Chip Verification with UVMLint & SVALint

AsFigo invites you to our next technical session, focused on enabling semiconductor design teams to adopt open-source EDA tools—especially for testbench linting workflows. Remote-dial-in link:  UVMLint meetup - Cambridge, June 27 | Meeting-Join | Microsoft Teams 📍 Event: UVMLint & SVALint – Enablers to Move Your Chip Design Ahead 📅 Date: Friday, June 27, 2025 🕙 Time: 10:00 AM to 12:00 Noon (UK Time) 📌 Location: Wellington House, East Road, Cambridge, CB1 1BH, United Kingdom ☎ Phone: +44 1223 451000 🌐 Format: Hybrid (in-person & remote via Microsoft Teams) 💡 Cost: Free (registration required - https://forms.gle/upzLGyWJbRnbgRzU7 ) After a successful SVALint session in Reading, UK, we’re bringing this discussion to Cambridge—one of the UK’s most active semiconductor hubs. This event is geared toward engineers working in UVM based verification, formal verification, and testbench architecture using UVM and SVA. Ag...
Read more

Open Source Chip Design and Verification Event: Unlocking the Future of Semiconductor Innovation

The semiconductor industry is undergoing a transformation, with open-source tools playing a pivotal role in shaping the future of chip design and verification. On January 30, 2025 , AsFigo and VerifWorks will host the Open Source Chip Design and Verification Event , a hybrid event offering a platform to explore how open-source technologies are driving innovation in the semiconductor industry. 📅 Event Details Date: January 30, 2025 Time: 2:00 PM to 5:00 PM Location: Virtual (via MS Teams) This event will focus on the application of open-source tools for front-end design and verification in semiconductor chip development. The sessions will explore tools, techniques, and real-world applications that leverage open-source solutions to improve the quality and efficiency of chip design and verification workflows. 📋 Agenda The event features key speakers from various d...
Read more

SVALint Technical Meetup – Reading, UK

SVALint Technical Meetup – Hybrid Event in Reading, UK AsFigo invites engineers and verification professionals to a focused technical meetup on SVALint —an open-source static verification abstraction linting framework. The event takes place on Sunday, 8 June 2025 , from 15:00 to 18:00 BST , hosted in a hybrid format (face-to-face and online). Register via:  https://forms.gle/qo8TBczXjNk62yAP6   Venue (In-Person) Meeting Room-5, First floor,  Novotel Reading Centre 25B Friar Street – RG1 1DP, Reading – United Kingdom T +44 (0) 1189 522 610 novotel.com/5432 Virtual Attendance Join via Microsoft Teams Why SVA Linting? SystemVerilog Assertions (SVA) play a critical role in ensuring correctness in complex verification environments. However, poorly structured assertions can hurt simulation performance, complicate debugging, or lead to ambiguous semantics. Linting SVAs helps catch such issues early—enforci...
Read more