UVMLint user group at Chennai - Widened scope to OpenPOWER

Open Source Chip Design & Verification Event – Chennai 2025

Open Source Chip Design & Verification Event – Chennai 2025


The open-source hardware movement is shaping the future of semiconductor innovation, and you’re invited to be part of it! Join us at the Open Source Chip Design and Verification Event – Chennai 2025, where experts in the field will share insights on open silicon, FPGA development, and SystemVerilog tooling.

📅 Date: April 5th, 2025
⏰ Time: 3:00 PM – 5:00 PM
📍 Venue: Object Automation System Solutions Inc., Chennai

Speakers

Srinivasan Venkataramanan (AsFigo, UK) – svck: A Lightweight and Extensible SystemVerilog Linter
Kirupanithi RP (Object Automation) – Building Custom Chips with OpenPOWER
Hemamalini Sundaram (VerifWorks) – UVMLint - case studies
VP Sampath Ram (Bharath Semiconductor Society) – FPGALint & Altera FPGA AI function blocks and more - Bringing Code Novelties

If you're a hardware designer, verification engineer, open-source enthusiast, or FPGA developer, this event is a must-attend! Connect with like-minded professionals, explore cutting-edge open-source tools, and discover how collaborative chip design is reshaping the industry.

📌 Register Now for FREE and be part of the open hardware revolution! 🚀

https://tinyurl.com/Opensource-DV     

Register Now for FREE

Register Here

Comments

Post a Comment

Popular posts from this blog

Open Source Chip Design and Verification Event: Unlocking the Future of Semiconductor Innovation

The semiconductor industry is undergoing a transformation, with open-source tools playing a pivotal role in shaping the future of chip design and verification. On January 30, 2025 , AsFigo and VerifWorks will host the Open Source Chip Design and Verification Event , a hybrid event offering a platform to explore how open-source technologies are driving innovation in the semiconductor industry. 📅 Event Details Date: January 30, 2025 Time: 2:00 PM to 5:00 PM Location: Virtual (via MS Teams) This event will focus on the application of open-source tools for front-end design and verification in semiconductor chip development. The sessions will explore tools, techniques, and real-world applications that leverage open-source solutions to improve the quality and efficiency of chip design and verification workflows. 📋 Agenda The event features key speakers from various d...
Read more

Unlocking RTL Quality with Open Source Technologies - online event!

Unlocking RTL Quality with Open Source Technologies: A Must-Attend Event for Chip Designers In the ever-evolving world of chip design, verification bottlenecks and RTL quality remain critical challenges. Open-source tools and AI-driven approaches are revolutionizing the way we optimize and validate hardware designs. Join us for an exciting technical event that brings together industry experts, FPGA specialists, and innovators who are pushing the boundaries of open-source EDA. Why Attend? This event is designed for verification engineers, FPGA designers, and AI-driven hardware developers eager to explore new methodologies in SystemVerilog linting, FPGA coding best practices, and AI applications in chip design. Agenda Highlights (IST - India, UTC +5:30) 2:00PM - 2:30PM SV Testbench Constraints Can Blind You – Build Your Guards - Nambi JU, CTO, Lyle Technologies ...
Read more

Opensource testbench generator for VHDL designs, OSVVM included!

Image
VHDL holds a prominent position in the world of FPGA design, particularly within the military, aerospace, and defense sectors. It serves both as a Register Transfer Level (RTL) design language and as a tool for creating testbenches. The availability of open-source simulators, such as GHDL and NVC, alongside numerous free FPGA simulators and synthesis tools, has provided FPGA designers with a significant advantage over their SystemVerilog counterparts. While the Universal Verification Methodology (UVM) is widely adopted among SystemVerilog users, VHDL practitioners have traditionally relied on various homegrown methodologies and frameworks. Recently, however, off-the-shelf methodologies and frameworks such as OSVVM, UVVM, and VUnit have become available to VHDL users. Each of these options presents different levels of complexity, allowing users to choose the one that best meets their needs. Despite these advancements, the development of open-source utility tools supporting the latest me...
Read more