Unlocking RTL Quality with Open Source Technologies - online event!

Unlocking RTL Quality with Open Source Technologies: A Must-Attend Event for Chip Designers

In the ever-evolving world of chip design, verification bottlenecks and RTL quality remain critical challenges. Open-source tools and AI-driven approaches are revolutionizing the way we optimize and validate hardware designs. Join us for an exciting technical event that brings together industry experts, FPGA specialists, and innovators who are pushing the boundaries of open-source EDA.

Why Attend?

This event is designed for verification engineers, FPGA designers, and AI-driven hardware developers eager to explore new methodologies in SystemVerilog linting, FPGA coding best practices, and AI applications in chip design.

Agenda Highlights (IST - India, UTC +5:30)

2:00PM - 2:30PM

SV Testbench Constraints Can Blind You – Build Your Guards - Nambi JU, CTO, Lyle Technologies

2:30PM - 3:00PM

UVMLint – a BYOL: UVM System Verilog Linter - Muthukumarar Vaithianathan, Semiconductor Technologist, San Diego, CA, USA

3:00PM - 3:30PM

An Industry Perspective on Unlocking RTL Quality with Open Source Lint Tools - Narahari TR

3:30PM - 3:40PM

Tea Break

3:40PM - 4:10PM

FPGAs in Bringing Code Novelties Using Open Source & Customized Linting - V.P. Sampath, Founder, Bharath Semiconductor Society, FPGA Expert

4:10PM - 4:30PM

Enabling AI in Chip Design through Open Source - Marmik Soni & Mike Bartley, Senior Design Lead, SVP Tessolve

4:30PM - 4:50PM

yoYOLint - RTL Linter for SystemVerilog Synthesis Tailored for Yosys - Saanvi Pradhan, High School Student, Austin, USA

4:50PM - 5:00PM

Q&A & Networking

How to Participate

Attendance: This is a hybrid event, and participation is strictly via online registration.

Join Virtually: The event will be streamed live via MS Teams. You can join the event from anywhere by following the provided link.

Join the event via MS Teams

Registration: Please register in advance to confirm your participation and receive the online event link.

Event Registration

Comments

Post a Comment

Popular posts from this blog

Open Source Chip Design and Verification Event: Unlocking the Future of Semiconductor Innovation

The semiconductor industry is undergoing a transformation, with open-source tools playing a pivotal role in shaping the future of chip design and verification. On January 30, 2025 , AsFigo and VerifWorks will host the Open Source Chip Design and Verification Event , a hybrid event offering a platform to explore how open-source technologies are driving innovation in the semiconductor industry. 📅 Event Details Date: January 30, 2025 Time: 2:00 PM to 5:00 PM Location: Virtual (via MS Teams) This event will focus on the application of open-source tools for front-end design and verification in semiconductor chip development. The sessions will explore tools, techniques, and real-world applications that leverage open-source solutions to improve the quality and efficiency of chip design and verification workflows. 📋 Agenda The event features key speakers from various d...
Read more

Opensource testbench generator for VHDL designs, OSVVM included!

Image
VHDL holds a prominent position in the world of FPGA design, particularly within the military, aerospace, and defense sectors. It serves both as a Register Transfer Level (RTL) design language and as a tool for creating testbenches. The availability of open-source simulators, such as GHDL and NVC, alongside numerous free FPGA simulators and synthesis tools, has provided FPGA designers with a significant advantage over their SystemVerilog counterparts. While the Universal Verification Methodology (UVM) is widely adopted among SystemVerilog users, VHDL practitioners have traditionally relied on various homegrown methodologies and frameworks. Recently, however, off-the-shelf methodologies and frameworks such as OSVVM, UVVM, and VUnit have become available to VHDL users. Each of these options presents different levels of complexity, allowing users to choose the one that best meets their needs. Despite these advancements, the development of open-source utility tools supporting the latest me...
Read more

Porting a complete UVC to Verilator + UVM - an anecdote!

Image
 So, here we are on Day-1 of UVM + Verilator becoming available to the public, start of democratizing chip design verification. In case you just woke-up/started on this topic, read the release of UVM + Verilator with some intricate details on the challenge on the way by Antmicro via:  https://antmicro.com/blog/2023/10/running-simple-uvm-testbenches-in-verilator/  Awesome work by the folks at Antmicro and fantastic support by the ecosystem specifically Western Digital, kudos!  At AsFigo , we are committed to fueling open-source driven chip design and verification. So we took this opportunity to port a commercial-grade UVC (Universal Verification Component or a Verification IP) and ported it to compile and run on Verilator. Below are our reflections from this experiment. Get in touch with us to discuss how AsFigo can help your VIPs and testbenches to be ported to opensource EDA.  Case study: VLBus - a simple peripheral bus intended for write/read to configuration...
Read more