VHDL testbenches made simple - BenchBot

BenchBot: Automating OSVVM-based VHDL Testbenches

BenchBot is a Python-based automation tool designed to generate testbench templates based on OSVVM (Open Source VHDL Verification Methodology) for VHDL testbenches. This tool is particularly useful in hardware verification for FPGA and ASIC designs. Below is a technical breakdown of BenchBot.

Core Functionality

At its core, BenchBot processes a YAML file containing DUT (Device Under Test) specifications, automating the creation of VHDL testbench components. This includes not only the entity and architecture for the testbench but also the DUT’s port declarations and integration within the generated testbench.

Key Features

  • Testbench Generation: Automatically creates a complete testbench structure, including both the entity and architecture necessary for simulation.
  • DUT Integration: Parses DUT ports from the input YAML and generates corresponding port declarations, followed by accurate instantiation within the testbench architecture.
  • OSVVM Components: The tool integrates basic OSVVM verification components like a scoreboard, which is pivotal for tracking and comparing expected versus actual results during simulations.
  • Functional Coverage Model: BenchBot also generates a functional coverage model targeting all ports of the DUT, ensuring comprehensive coverage analysis during simulation.
  • Test Templates: Provides a dual approach to testing by generating both directed test templates for predefined scenarios and random test templates to facilitate coverage-driven verification.
  • Simulation Utility: Includes a WatchDog utility, which adds a timeout feature to ensure that simulation does not hang indefinitely, allowing for controlled, timed simulation runs.

Generated Code Components

The output of BenchBot is a series of VHDL files that constitute a complete testbench setup. These include:

  • Testbench Entity: Defines the structural interface of the testbench.
  • Testbench Architecture: Implements the behavior and connections needed to simulate the DUT.
  • DUT Port Declarations: Automatically generates local declarations for DUT ports based on the input specifications.
  • DUT Instantiation: Automatically hooks up the DUT inside the testbench, ensuring signal connectivity and correctness.
  • OSVVM Scoreboard: A basic scoreboard for comparing simulated results against expected outcomes.
  • Functional Coverage Model: Coverage models are auto-generated for all DUT ports, ensuring that the simulation tests a wide range of input scenarios.
  • Directed and Random Test Templates: BenchBot produces templates for both directed (static) tests and random (dynamic) tests, enabling flexibility in test coverage.

Technical Specifications

  • Language: Python (version 3.0 or higher)
  • Input Format: YAML files containing detailed DUT specifications.
  • Output: VHDL code files for various testbench components.
  • Open Source: BenchBot is open-source, though the license type should be clarified for use in commercial environments.

Context: VHDL and OSVVM

VHDL is a standard language for hardware modeling and simulation, commonly used in the design of digital systems such as FPGAs and ASICs. OSVVM is a verification methodology for VHDL, which provides standardized components for testbenches, such as scoreboards, functional coverage models, and random test generation utilities. By automating the integration of these components, BenchBot significantly reduces the manual coding efforts associated with verification, leading to a more streamlined and error-free development process.

Summary of Benefits

While BenchBot primarily addresses automation, its utility is best understood in terms of time savings and the consistency it brings to testbench generation across projects. By minimizing manual coding tasks like port declarations, instantiations, and test template creation, BenchBot helps reduce the likelihood of human error. Moreover, its integration with OSVVM enhances the verification process by providing reusable components and structured testing methodologies.

Comments

Post a Comment

Popular posts from this blog

Porting a complete UVC to Verilator + UVM - an anecdote!

Image
 So, here we are on Day-1 of UVM + Verilator becoming available to the public, start of democratizing chip design verification. In case you just woke-up/started on this topic, read the release of UVM + Verilator with some intricate details on the challenge on the way by Antmicro via:  https://antmicro.com/blog/2023/10/running-simple-uvm-testbenches-in-verilator/  Awesome work by the folks at Antmicro and fantastic support by the ecosystem specifically Western Digital, kudos!  At AsFigo , we are committed to fueling open-source driven chip design and verification. So we took this opportunity to port a commercial-grade UVC (Universal Verification Component or a Verification IP) and ported it to compile and run on Verilator. Below are our reflections from this experiment. Get in touch with us to discuss how AsFigo can help your VIPs and testbenches to be ported to opensource EDA.  Case study: VLBus - a simple peripheral bus intended for write/read to configuration registers (like the pop
Read more

Opensource testbench generator for VHDL designs, OSVVM included!

Image
VHDL holds a prominent position in the world of FPGA design, particularly within the military, aerospace, and defense sectors. It serves both as a Register Transfer Level (RTL) design language and as a tool for creating testbenches. The availability of open-source simulators, such as GHDL and NVC, alongside numerous free FPGA simulators and synthesis tools, has provided FPGA designers with a significant advantage over their SystemVerilog counterparts. While the Universal Verification Methodology (UVM) is widely adopted among SystemVerilog users, VHDL practitioners have traditionally relied on various homegrown methodologies and frameworks. Recently, however, off-the-shelf methodologies and frameworks such as OSVVM, UVVM, and VUnit have become available to VHDL users. Each of these options presents different levels of complexity, allowing users to choose the one that best meets their needs. Despite these advancements, the development of open-source utility tools supporting the latest me
Read more

Don't go "wild" with Associative arrays in SystemVerilog - PySlint it!

Image
 Hash tables, modeled via Associative arrays is a powerful data structure in SystemVerilog. Python calls it as "dictionary". One of the "wild" features of SystemVerilog is that it allows associative arrays to be declared with arbitrary key type. An example:           class wild_c;             string wild_hash_table [*];           endclass : wild_c While the above is a legal SystemVerilog code, may even be seen as "easier" to write, it is bad from a reuse perspective. Some of the side effects (mostly bad) are: Unclear data structure to begin with - for writer and then the reader/maintainer of the code.  As the key can be anything, SV does not allow wildcard indexed associative array to be iterated via foreach loop. It cannot be passed as function parameter. Many find*  methods do not work on wild-card indexed associative arrays. For instance, find_first would need to return a queue of the keys, and when used on wild-card indexed array, it would be a queue o
Read more